

REMARKS

This paper is responsive to the Non-Final Office Action dated December 28, 2004. Claims 1-18 were examined. Claims 9 and 10 are objected to for including informalities. Claims 1-18 are rejected under 35 U.S.C. §103(a) as being unpatentable over U.S. Patent No. 6,532,574 to Durham et al. (hereinafter "Durham") in view of U.S. Patent Publication 2002/0124230 to Cai et al. (hereinafter "Cai").

Specification

The specification is amended to correct typographical errors and to be consistent with the drawings. No new matter is added.

Claims

Claims 1-18 are cancelled and new claims 19-42 are added.

Regarding new claim 19, Applicants respectfully submit that Durham and Cai, alone or in combination with other references of record, fail to teach or suggest

dynamically inserting a delay in a second signal path associated with a second signal based on at least the detection of the transition, a priority value of the first signal path, and a priority value of the second signal path,

as recited by claim 19. Durham teaches determining timing delays on signal lines resulting from capacitive coupling from simulation or testing of an integrated circuit. (Col. 8, lines 8-22) The process of Durham then alters timing of the signals propagated on those signal lines. (Col. 8, lines 23-40) Durham then determines and saves a signal adjustment configuration for the associated integrated circuit design as a vector within a read-only-memory or by blowing fuses. (Col. 8, lines 48-54). Cai teaches improving timing paths by replacing overloaded devices with larger devices or by inserting buffers with a CAD application. (Paragraphs 0057-0065). Saving a vector in a read-only memory, blowing fuses to adjust signal timings, or inserting or replacing devices in a design with a CAD application are not dynamic techniques for inserting a delay on a

signal path, as required by claim 19. Accordingly, Applicants respectfully submit that new claim 19 is allowable over the art of record.

Regarding claim 29, Applicants respectfully submit that Durham and Cai, alone or in combination with other references of record, fail to teach or suggest

a first signal driver providing a disable signal to a second signal driver based on at least a first priority value, a second priority value, and a detected transition of a first signal associated with a first signal path,

as required by new claim 29. Accordingly, Applicants respectfully submit that new claim 31 is allowable over the art of record.

Regarding claim 40, Applicants respectfully submit that Durham and Cai, alone or in combination with other references of record, fail to teach or suggest

means for dynamically delaying a second signal associated with a second signal path based on at least the detection of the transition, a priority value of the first signal path, and a priority value of the second signal path,

as required by new claim 40. Durham teaches determining timing delays on signal lines resulting from capacitive coupling from simulation or testing of an integrated circuit. (Col. 8, lines 8-22) The process of Durham then alters timing of the signals propagated on those signal lines. (Col. 8, lines 23-40) Durham then determines and saves a signal adjustment configuration for the associated integrated circuit design as a vector within a read-only-memory or by blowing fuses. (Col. 8, lines 48-54). Cai teaches improving timing paths by replacing overloaded devices with larger devices or by inserting buffers with a CAD application. (Paragraphs 0057-0065). Saving a vector in a read-only memory, blowing fuses to adjust signal timings, or inserting or replacing devices in a design with a CAD application are not dynamic techniques for

inserting a delay on a signal path, as required by claim 40. Accordingly, Applicants respectfully submit that new claim 42 is allowable over the art of record.

In summary, claims 19-42 are in the case. All claims are believed to be allowable over the art of record, and a Notice of Allowance to that effect is respectfully solicited. Nonetheless, if any issues remain that could be more efficiently handled by telephone, the Examiner is requested to call the undersigned at the number listed below.

**CERTIFICATE OF MAILING OR TRANSMISSION**

I hereby certify that, on the date shown below, this correspondence is being

- deposited with the US Postal Service with sufficient postage as first class mail, in an envelope addressed to Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.  
 facsimile transmitted to the US Patent and Trademark Office.

\_\_\_\_\_  
Date \_\_\_\_\_

Respectfully submitted,



Nicole Teitler Cave, Reg. No. 54,021  
Attorney for Applicant(s)  
(512) 338-6315 (direct)  
(512) 338-6300 (main)  
(512) 338-6301 (fax)

EXPRESS MAIL LABEL: EV 735 342 398 US